Mô hình hóa điện áp đóng ngắt và giải thuật PWM cho biến tần đa bậc trong điều kiện nguồn không cân

Switching Voltage Modeling And PWM Control For Multilevel Inverters Under DC Voltage Unbalance

1Nguyễn Văn Nhờ, 2Nguyễn Khánh Tür Tâm and 3Nguyễn Vinh Quan

Trường ĐH BK TP. Hồ Chí Minh
e-Mail: 1nvnho@hcmut.edu.vn
2nkttam@hcmut.edu.vn
3vquan63@gmail.com

Tóm tắt
Trong bài báo này, một mô hình điện áp đóng ngắt mới và giải thuật dựa trên hàm offset cho biến tần đa bậc trong điều kiện nguồn không cân được trình bày. Mô hình điện áp đóng ngắt được mô tả chung cho hai cấu hình NPC và Cascade của biến tần đa bậc. Việc khảo sát điện áp mong muốn từ các thành phần điện áp đóng ngắt tích cực và không tích cực trong hệ tọa độ abc giúp thực thi việc điều khiển điện áp trong điều kiện nguồn không cân. Điện áp Offset được đưa ra như một biến điều khiển quan trọng trong mô hình điện áp đóng ngắt của biến tần đa bậc. Giải thuật PWM được điều khiển thông qua việc thiết kế hai thành phần Offset. Một điện áp Offset chính thiết kế dựa trên điện áp Common-mode yêu cầu, trong khi thành phần Offset thứ hai được giới hạn tính ảnh hưởng đến chất lượng PWM trong các cell điện áp. Chất lượng PWM được cải tiến để giảm tổn hao đóng ngắt bằng chế độ PWM gián đoạn qua việc điều khiển điện áp Offset cục bộ theo dòng điện. Tính khả thi của giải thuật được xác định qua kết quả thực nghiệm.

Từ khóa: Kĩ thuật PWM, điện áp đóng ngắt, điều khiển Offset, điều kiện nguồn không cân, biến tần đa bậc.

Abstract: In this paper, a novel switching voltage modeling and offset-based Pulse Width Modulation (PWM) scheme for multilevel inverters with unbalanced dc sources is presented. The switching voltage model under DC-voltage imbalance will be formulated in general form for both Neutral point Clamped and cascaded multilevel inverter topologies. An analysis of the reference switching voltages from its active and non-active switching voltage components in abc coordinates can enable the voltage implementing for the unbalanced dc source condition. The offset voltage is introduced as an indispensable variable in the switching voltage model for multilevel voltage source inverters. The PWM performance is controlled through the design of two offset components in a subsequence. One main offset may refer to the common mode voltage, while the second offset restricts its effect on the quality of PWM control in related dc levels. An improving of the PWM quality as reduction of the switching loss in Discontinuous PWM mode can be obtained by setting the local offset related to the load currents. The validity of the proposed algorithm was verified by experimental results.

Keywords: PWM technique, switching voltage, Decoupling offset, Unbalance dc sources, Multilevel inverter.

1. Introduction

Multilevel inverters play an important role in current high performance applications. Two topologies have become especially popular: the neutral point clamped multilevel inverter and the cascaded multilevel inverter. A circuit diagram of a five-level NPC inverter is shown in Fig. 1. Well-known PWM methods include carrier-based (CPWM) and space vector (SVPWM) techniques [1]-[8]. Carrier-based PWM techniques are commonly used in practical applications because of their simple implementation. In a recent study, a novel carrier PWM method offered flexible control of vector redundancies in an offset generator [4]. The researchers showed that the algorithms of a space vector PWM scheme with the nearest three voltage vectors (NTV) can be completely realized by a
The offset feature in a two-level inverter has been extensively investigated in previous studies [9]-[11]. Offset control is also available in space vector modulation by redistributing the switching time duties of the two redundant states [10]-[13]. Space vector PWM control is more sophisticated in a multilevel inverter [14], [15]. After determining the three pivot vectors, up to four active switching states can be selected. The algorithm may be difficult if the offset is used as a variable to control the dc neutral currents and thus, balance the dc voltages and reduce the impact of the common mode voltage (CMV) on the electrical drives [16], [17], [18]. The feed-forward compensating algorithm modified either the modulating signals or the carrier waves. More results can be found in other works where the PWM algorithm for balanced dc sources [19]-[22] and the feed-forward PWM algorithm for unbalanced dc sources [23] were separately solved. These studies were mainly reduced to an algorithm for computing the switching time duties for a previously defined reference. In later works [19], [21]-[23], a sinusoidal reference was assumed and the offset voltage was fixed as a constant. The modulation index was also limited to a value below 0.866 for balanced dc sources. In comparison with the conventional sinusoidal PWM technique, these methods were not convincing for their contribution to improving the PWM quality. Because of relying on the use of the redundant states, the loss of the vector redundancy under the dc voltage imbalance prevents this algorithm from the application. The offset voltage has been proven to have a large impact on converter performance. Proper offset voltage selection can reduce the number of switching and the harmonic distortion factor in different PWM techniques [4], [24]; its regulation with load currents may help to minimize switching loss [25]. Offset adjusting can generate different PWM modes [3], [26]. Therefore, the offset voltage is practically indispensable and an important variable in the control model of a multilevel voltage source inverter.

Several offset functions have been introduced in previous research [1], [3], [26]-[31]. However, each PWM method had its own algorithm and was available for some particular demand.

In this paper, a novel approach of modeling the switching voltages and offset-based PWM scheme for multilevel inverter in abc coordinates is proposed. Its main contributions are clarified in the following points:

Control characteristics of multilevel inverters are described through the switching voltages. Formulation and implementation of the switching voltages strictly relate to the offset design.

Offset based PWM quality control: in the proposed PWM scheme, the global offset enables controlling draft common mode voltage and the local offset to set PWM modes such as for reduction of switching loss.

General applicability: The proposed method introduces a unified and offset based feed-forward PWM control that is applicable to both NPC and cascaded multilevel inverters of any number of levels.

The validity of the proposed feed-forward PWM method will be demonstrated with simulated and experimental results.

2. Switching voltage formulation for multilevel inverters under input voltage unbalance.

Due to the difference in structure of the diode clamped inverter and cascade inverter, as illustrated in Fig. 1 for five-level inverter, established rules of switching combinations for a same reference output voltage are different. In this paper, the analytical process for the two topologies can be unified by a simple voltage modeling.
2.1 Modeling of the switching voltage for NPC multilevel inverter

With selected neutral point ‘O’ and designated switches of X-phase represented as SW_{ix}, SW_{2x}, SW_{3x}, SW_{4x} for the NPC topology in Fig. 1.

The pole leg voltage $V_{x0}$, $(X=A,B,C)$ is determined as

$$v_{x0} = S_{ix}V_1 + S_{2x}V_2 + S_{3x}V_3 + S_{4x}V_4 - V_3 - V_4 \quad (1)$$

where $S_{ix}, S_{2x}, S_{3x}, S_{4x}$ represent the switching states of SW_{ix}, SW_{2x}, SW_{3x}, SW_{4x} respectively. $s_{ix}$ is ‘1’ if SW_{ix} is ON, otherwise its value is ‘0’.

We define the X-phase switching voltage $v_{sx}$, $(X=A,B,C)$ that is controlled by switches as:

$$v_{sx} = \sum_{j=1}^{n} v_{s, j} = \sum_{j=1}^{n} S_{jx} V_j \quad (2)$$

The switching voltage presents a switching controlled voltage source to supply the load. From (2), the switching voltage consists of (n-1) switching voltage components. The j-th switch voltage is defined as a product of the j-th switch state and the corresponding DC voltage cell:

$$v_{sx} = S_{jx}V_j \quad (3)$$

During a sampling period, for the X-phase inverter leg, X=A,B,C, the only one switch is actively turn on and off and called the active switch $S_X$. The remaining (n-2) switches have their states unchanged ($S_{jx} = 1$ or $S_{jx} = 0$) and called the non-active switches. The non-active switch provides a full voltage of $v_{sx0} = v_{jx}$ for $S_{jx} = 1$ and zero voltage of $v_{sx0} = 0$ for $S_{jx} = 0$. Among (n-2) non-active switches, we suppose there are $L$ switches to hold ON-state and (n-2-L) switches to hold OFF state. We define $V_{LX}$ the value of the non-active switching voltage provided by the non-active switches. For the active switch $S_X$, we define $\xi_X$ a duty cycle and $V_{DCX}$ be the DC-voltage linked with this active switch. We obtain instantaneous and average values of the switching voltages in the form of its components – the non-active switching voltage and the active switching voltage as:

$$V_{sx} = V_{lx} + S_{X}V_{DCX} \quad (4)$$

$$\overline{v}_{sx} = V_{lx} + \frac{1}{n}XV_{DCX} = V_{lx} + \xi_X \quad (5)$$

The relation between the switching voltage $\overline{v}_{sx}$, the non-active switching voltage $V_{LX}$ and the DC-voltage linked to the active switch $V_{DCX}$ can be described as:

$$V_{lx} \leq \overline{v}_{sx} \leq V_{lx} + V_{DCX} \quad (6a)$$

The constraint between switch states for 5-level NPC inverter shown in Fig. 1 is simply expressed as

$$0 \leq S_{ix} \leq S_{2x} \leq S_{3x} \leq S_{4x} \leq 1 \quad (6b)$$

In order to formulate the switching voltage in relation to the fundamental voltage, let’s analyze the phase to pole voltage $v_{xo}$ in relation to its non-zero and zero sequence voltage as:

$$v_{xo} = V_{xo} + V_{off} \quad (7)$$

where

$$V_{a1} = \frac{2V_{a0} - V_{b0} - V_{c0}}{3} ; \quad V_{m1} = \frac{2V_{m0} - V_{c0} - V_{a0}}{3}$$

$$V_{c1} = \frac{2V_{c0} - V_{a0} - V_{b0}}{3} ; \quad V_{off} = \frac{V_{xo} + V_{a0} + V_{c0}}{3}$$

Fig. 3. a) Relation between the switching voltage and phase to neutral point voltage; b) A-phase switching voltage for non-active switches S1A=0; S3A=1; S4A=1; and active switch S2A; c) Average voltage model of the A-phase switching voltage.

We can see from (2), that the voltage $V_{DCLink}$ produced by DC-Link voltage connection (V3+V4) presents an offset voltage, termed $V_{off-DCLink}$:

$$V_{DCLink} = V_{off-DCLink} - V_i + V_4 \quad (8)$$

Finally, we formulate the average switching voltages in sampling period as (10):

$$V_{sx} = V_{x1} + V_{off} + V_{off-DCLink} \quad (9)$$

$$\overline{V}_{sx} = \frac{V_{x1} + V_{off} + V_{off-DCLink}}{2} \quad (10)$$

where $V_{x1}$ and $V_{off}$ are the reference fundamental common mode voltages to satisfy:

$$\overline{V}_{xo} = \frac{V_{x1} + V_{off}}{2} \quad (11)$$

Equation (10) formulates the switching voltages of NPC multilevel inverter. The switching voltage model
for a single leg in relationship with the phase-to-pole voltage is presented in Fig.3 and for three phases in Fig.4. The brief form of switching voltage modeling is shown for a single phase in Fig.5 and for three phases in Fig.6.

Fig. 4. Average voltage model of the three phase to pole voltages VA0,VB0,VC0 for active switches S2A, S1B and S3C consisting of: a) the switching voltages VSA,VSB,VSC and the DC-link voltage; and b) the fundamental voltages and the zero sequence voltage.

Fig.5. NPC inverter-A brief description of the A-phase switching voltage: (a) from the active and non-active Switching voltage components and (b) from zero/non-zero sequence voltages.

DC-link voltage injects a zero sequence voltage to the switching voltage. In other words, the switching voltages will provide both the fundamental voltages $V_{X1}^*$, the required common-mode voltage $V_{off}$, and the zero sequence voltage injected from DC-link voltages.

### 2.2 Modeling of the switching voltage for cascaded multilevel inverter

The switching voltage in the cascade inverter can be in principle explained for 3-level inverter as shown in Fig.7. The phase-to-pole voltage $v_{A0}$ can be expressed as:

$$v_{A0} = v_{SA} - v_{IA} + v_{S2A} = S_{IA}V_{IA} + S_{2A}V_{IA} - V_{IA} = V_{SA} - V_{IA}$$

For cascaded inverter, the constrain (6b) is not required.

From (8) and (12), the switching voltage at any instant can be deduced as (13)-(14):

$$v_{SX} = V_{X1} + V_{off} + V_{1X} + V_{2X}$$

$$v_{SX} = V_{X1} + V_{off} + V_{1X} - V_{2X}$$

where:

$$v_{off-DClink} = \frac{1}{3}[2(V_{IA} + V_{2A}) - (V_{1B} + V_{2B}) - (V_{1C} + V_{2C})]$$
Using a similar approach to the NPC inverter, the switching voltage modeling for cascade inverter can be deduced in a sampling period as:

$$v_{xX} = V_{x} + V_{y} + V_{z}$$

(18)

Or in another form as:

$$v_{xX} = V_{x} + V_{y} + V_{z} + V_{xXlink}$$

(19)

Being different from the NPC inverter, the DC-link voltages in cascade inverter inject both non-zero sequence voltage component $V_{xXlink}$ and zero-sequence voltage component $V_{yXlink}$ to the switching leg voltage. The non-zero sequence component will influence on the voltage control limit of the cascade inverter. The switching voltages in cascaded inverter have to provide both the fundamental voltages $V_{x1}$ and the non-zero sequence $V_{xXlink}$ injected by the dc-link voltages. This problem presents a main difference compared to the NPC inverter.

2.3 The fundamental voltage limit

In order to describe completely the switching voltage model, two parameters must be determined: (a) the reference fundamental voltage and (b) the common mode voltage. Answering will be clear if these voltage limits are determined.

The maximum (or minimum) value of the switching voltage will be obtained if all the switches are "ON" (or "OFF").

For NPC inverter, it can be deduced as:

$$V_{SWMAX} = V_{SAMAX} = V_{SMAX} = V_{SCMAX} = V_{1} + V_{2} + V_{3}$$

(20)

$$V_{SWMIN} = V_{SAMIN} = V_{SMIN} = V_{SCMIN} = 0$$

(21)

Because the three inverter legs have the same DC-link voltages, the voltage vectors at the boundary form a symmetrical hexagonal diagram as shown in Fig.11a. The DC-voltage imbalance in the DC-link doesn’t influence on the voltage limit in under-modulation of the NPC inverter. We then can obtain the maximum fundamental voltage $V_{x1}$ of the under-
modulation limit as follows:

\[ v_{\text{max}}^v = \frac{V_{\text{SWMAX}}}{\sqrt{3}} \] (22)

For cascaded inverter, the limits of the switching voltages will be

\[ V_{\text{SAMAX}} = 2(V_a + V_2a); V_{\text{SCMAX}} = 2(V_b + V_2b); \]
\[ V_{\text{SAMIN}} = V_{\text{SBMIN}} = V_{\text{SCMIN}} = 0 \] (23)

\[ V_{\text{SMIN}} = V_{\text{SMN}} = V_{\text{SCMIN}} = 0 \] (24)

For cascade inverter, because the three inverter legs have different DC-link voltages, the voltage vectors at the boundary form an unsymmetrical hexagonal diagram as shown in Fig.11b. The maximum fundamental voltage amplitude in under-modulation range \( V_{\text{max}}^v \) for cascaded inverter is equal to the smallest amplitude of the voltage vector that lying on the outmost boundary. The value of \( V_{\text{max}}^v \) is obviously reduced with the increasing imbalance of dc-link voltage and determined from the two lower switching voltages \( V_{\text{SWMN}}, V_{\text{SWMD}}, \) defined as:

\[ v_{\text{max}}^v = \frac{V_{\text{SWMN}} + V_{\text{SWMD}}}{2} \] (25)

where

\[ V_{\text{SWMN}} = \text{Min}[V_{\text{SAMAX}}, V_{\text{SBMAX}}, V_{\text{SCMAX}}] \]
\[ V_{\text{SWMD}} = \text{Min}[V_{\text{SAMAX}}, V_{\text{SBMAX}}, V_{\text{SCMAX}}] \] (26)

![Limit boundaries of the voltage vector diagram for multilevel inverter under dc-voltage imbalance: a) for NPC inverter; b) for cascaded inverter.](image)

Where the maximum and minimum global offset can be deduced for NPC inverter as:

\[ v_{\text{off-MX}} = [\text{Min}(V_{\text{SWMAX}} - V_1) - V_{\text{off-Dclink}}] \times X = A, B, C \] (28)
\[ v_{\text{off-MN}} = [-\text{Min}(V_1 - V_{\text{off-Dclink}})], X = A, B, C \]

and for the cascaded inverter:

\[ v_{\text{off-MX}} = \text{Min}(V_{\text{SAMAX}} - V_1) \times X = A, B, C \] (29)
\[ v_{\text{off-MN}} = -\text{Min}(V_{\text{SAMAX}} + V_1) \times X = A, B, C \]

Function “Min” selects the smallest value of the function from three phase (A,B,C) function values.

Medium common mode voltage [9]-[12]: This common mode voltage approach is commonly used in two-level inverter and multilevel inverter to maximize the linear PWM control range. For it, the global offset is defined by setting \( \eta_i = 0.5 \) in (30) as follows:

\[ v_{\text{off-Med}} = (v_{\text{off-MX}} + v_{\text{off-MN}})/2. \] (31)

Minimum common mode voltage: The resulting sinusoidal PWM method is a particular case of this PWM technique (with \( v_{\text{off-Opt}} = 0 \)) for a modulation index range lower than 0.866:

\[ v_{\text{off-Opt}} = \begin{cases} v_{\text{off-MX}} & \text{if } v_{\text{off-MN}} \leq v_{\text{off-MX}} \leq v_{\text{off-Opt}} \\ v_{\text{off-MN}} & \text{if } v_{\text{off-Opt}} \leq v_{\text{off-MN}} \leq v_{\text{off-MX}} \\ v_{\text{off-Opt}} & \text{else} \end{cases} \] (32)

From (24),(25),(28) and (29), the utmost voltage limits of the switching voltages do not depend on the voltage difference between the DC-link voltages in each phase, but depending on the difference of total DC-link voltages between three phases. As results, only in the cascaded inverter, the control voltage capability will be influenced by DC-link voltage imbalance.

3. Switching voltage implementation

3.1 Switching voltage PWM Control

The three-phase switching voltage formulated for NPC and cascaded inverter by (10) and (19) and shown in Fig.6 and Fig.10, can be now implemented by a unified PWM control algorithm. For this aim, the switching voltage will be considered as a sum of the active and non-active switching voltages as shown in Fig.12a. A transfer to modulating signal model is given in Fig.12b.

For the active switches, their switching state sequence can be realized by carrier based PWM approach illustrated in Fig.13 with the modulating
The non-active voltage \( v_{IA} \) restricted by (6a) is defined as the nearest and not exceed the switching voltage \( \xi_{IA} \). For NPC inverter, for given switching voltages and DC-link voltages, the states of the non-active switches can be determined by conditions (6a) and (6b). As result, the active switch and related DC linked voltage and duty cycle can be deduced as (33).

For cascaded inverter, the condition (6b) is not linked voltage and duty cycle can be deduced as (33). As result, the active switch and related DC voltages and DC voltage can be calculated for balancing the switching loss between the active switches can be determined by conditions (6a). The role of each switch in the switching voltage (2) is similar, for example, a periodical alternating of switch combinations can be set for balancing the switching loss between the devices. For each combination, the DC-link voltage of cascaded inverter will become “fixed” similar in NPC inverter and the switch condition (6a) may apply to the new arranged DC voltages. Then the PWM control algorithm can be unified for both cascaded and NPC inverter.

\[
E = \frac{2}{3}(S_AV_{DA} + S_BV_{DB}\rho + S_CV_{DC}e^{j2\theta})
\]  

\[
\xi_x = \frac{\sqrt{3}}{V_{DCX}}(V_{IA} - v_{IA}) 
\]  

Eight switching states of the active switches establish a voltage vector diagram as shown in Fig.14. Each voltage vector is calculated as the new arranged DC voltages. Then the PWM control algorithm can be unified for both cascaded and NPC inverter.

Fig. 14. Vector diagram of the active switching voltages for (a) balanced dc sources and (b) unbalanced dc sources. \( V_{DA} > V_{DB} > V_{DC} \)

The active switching voltage vector diagram has similar characteristics for both the cascade and NPC inverters. It forms an unsymmetrical hexagon. Obviously, the only zero vector of switching state \((000)\) is located at the center. The vector of switching state \((111)\) is located out of the center, different with \((000)\). Unbalanced DC voltages can make the hexagon to be much distorted. As results of these things, for example, for the reference vector in Fig.14b, the PWM control with three nearest vector principle cannot be implemented with the minimized switching number. As a result, an optimizing total harmonic distortion factor may not be always gained with conventional PD, POD PWM techniques. For example, the reference voltage in Fig.14b is located out of the center, different with \((000)\). Unbalanced DC voltages can make the hexagon to be much distorted. As results of these things, for example, for the reference vector in Fig.14b, the PWM control with three nearest vector principle cannot be implemented with the minimized switching number. As a result, an optimizing total harmonic distortion factor may not be always gained with conventional PD, POD PWM techniques. Another disadvantage is that the transfer from continuous PWM mode to discontinuous PWM mode by simply deleting the switching state \((000)\) or \((111)\) from PWM pattern is generally not allowed. This is because, under DC voltage imbalance, the transfer required the offset change may produce different middle switching states in the switching sequence. For example, the switching state sequence of continuous PWM \((000)-(100)-(101)-(111)\) after removing the state \((111)\) cannot implement the reference voltage vector in Fig.14b, because the remaining state \((000)-(100)-(101)\) do not contain the reference in their limited area.

3.2 Active switching voltage control – Designing of the local offset for reduced switching loss

From the voltage model of multilevel inverter shown in Fig 12a, a further improving of the PWM performance can be done by modifying the active switching voltages. In this part, the control is
provided with adding termed a local offset voltage $e_0$ to the current active voltages as shown in Fig.15.

$$e'_X = e_X + e_0 = \xi_X V_{DX} \quad X = A, B, C \quad (35)$$

The modulating signals will be modified as:

$$\xi_X = \frac{e'_X + e_0}{V_{DX}} \quad (36)$$

Reduced switching loss PWM under DC voltage imbalance:

The local offset $e_0$ range is dependent on the reference local leg voltage and the three active dc-cells. It can be varied in the following range (see Fig. 4a):

$$e_{0MN} \leq e_0 \leq e_{0MX} \quad (37)$$

The resulting reference leg voltages of the virtual two-level inverter can be expressed as follows:

$$e_{0MX} = \text{Min}(V_{DA} - e_A, V_{DB} - e_B, V_{DC} - e_C) \quad (38)$$

$$e_{0MN} = -\text{Min}(e_A, e_B, e_C) \quad (39)$$

From (37)-39, the local offset can be expressed as a function of variable $\eta_2$, as follows:

$$e_0 = (1 - \eta_2)e_{0MN} + \eta_2 e_{0MX}, \quad 0 \leq \eta_2 \leq 1 \quad (40)$$

For example, a discontinuous PWM method can be obtained if the value of the parameter $\eta_2$ is set equal to 1 or 0. We define X-phase and Y-phase, which are available to discontinuous PWM, by adding corresponding to $e_{0MX}$ and $e_{0MN}$ to the active switching voltages $e_X$.

We define IMX, and IMD are their maximum and medium absolute current from 3-phase currents $i_A, i_B, i_C$. The selection rule of $e_0$ for reduced switching loss can be found as

$$X = A, B, C, Y = A, B, C$$

$$e_0 = \begin{cases} e_{0MX} \quad &i_y = I_{MX} \\ e_{0MN} \quad &i_y = I_{MX} \end{cases} \quad OR \quad i_x \neq I_{MX} \quad (41)$$

The conventional SVPWM method can also be approximately extended to a multilevel inverter by setting the parameter $\eta_2 = 0.5$ in (40) as follows:

$$e_0 = \frac{e_{0MX} + e_{0MN}}{2} \quad (42)$$

For a small level of unbalanced dc sources, (42) would satisfy for a low current ripple in the entire modulation index.

Fig. 16. Determination of the local offset limits from the active voltages and related DC-link voltages

### 3.3 PWM Control scheme

The PWM control scheme for both NPC and cascade multilevel inverters under the DC-voltage imbalance is drawn in Fig.17. In this scheme, there are three main block function functions.

Fig. 17. Proposed PWM Control scheme for multilevel inverter under condition of DC-voltage imbalance.

The first block presents the formulation of the switching voltages. The only variable can be proposed in this stage is the common mode voltage function. Block “Rule of DC-voltage sorting” is applied only for the cascade multilevel inverter topology. Block “Implementation of the switching voltage” decomposes the switching voltage into the active and non-active switching voltage components. The another block “Modified active switching voltage” will design the local offset voltage for an improving the PWM performance. The resulted active voltages and non-active switching voltages will be used to generate the modulating signals at its outputs. They are put as inputs for carrier based PWM generator in
4. Experimental results

Experimental hardware was built for the three-level NPC inverter so as to validate the proposed theory. The algorithm is implemented using the eZdsp TMS320F2812 control kit. Two DC voltages were measured with LEM LV25 NP Hall sensors and filtered through a low pass filter with a cut-off frequency of 1 kHz.

The current sensors Hall LEM LA25NP were used to measured phase load currents. The frequency of the triangle carrier waveform was set at 5 kHz. The experimental parameters were \( v_{C1} = 50V \), \( v_{C2} = 70V \), \( f_0 = 50Hz \), \( R = 10W \) and \( L = 60mH \).

Without compensation: The PWM algorithms without compensation were gradually realized with \( m = 0.3 \) and 0.8. The phase load voltage, currents, and FFT diagrams of the current without compensation for \( m = 0.3 \) are shown in Fig. 18(a), respectively. The low-order harmonics, particularly the second-order harmonic, were rejected from the output current after the compensating algorithm was applied. The load voltage, currents, and FFT diagrams with compensation for \( m = 0.3 \) are shown in Fig. 18(b), respectively. Further results for \( m = 0.8 \) without compensation are displayed in Fig. 19(a), respectively. The second-order harmonic was reduced by compensation to a negligible value of around 0.3% in the diagram of the FFT of the load current, as shown in Fig. 19(b). The algorithm was ultimately verified with two different dc capacitors with capacitances of \( C_1 = 4700 \mu F \) and \( C_2 = 220\mu F \).

Because of the low capacitance, the dc voltage on this capacitor had a considerably high ripple and its dc voltage varied between 48V and 64V, while the dc voltage on the second capacitor was held approximately smooth at 70V. The different capacitors produced different dc sources, which in turn caused asymmetrical output voltages/currents. The FFT diagram in Fig. 20(a) revealed a significant increase in the second-order harmonics.

With compensation: After applying the compensating algorithm, the spectrum of the load current was improved, as shown in Fig. 20(b). Under the same conditions, the FFT diagram of the load current with the compensating algorithm revealed that the second harmonic content of 1.26% for the uncompensated algorithm had been reduced to a negligible value for the compensating algorithm. As a result, the outputs regained their balance.

Influence of the global offset at high modulation index: In other experiments with compensated outputs, the dc voltage sources were set as \( v_{C1} = 100 V \), \( v_{C2} = 80 V \), the RL load was \( R = 10W \), \( L= 30mH \) and the switching frequency was 10kHz. The influence of the unbalanced dc sources on the voltage waveform for different CMV setting was demonstrated in Fig. 21. For instance, the offset for \( m = 0.866 \), in minimum CMV PWM had to be set to an extreme value and the control was turned into a discontinuous PWM mode, while in the medium CMV PWM, the voltage diagram was always in the discontinuous PWM mode irrespective of the change of the dc sources.
In this paper, the modeling of the switching voltages and the unified offset-based PWM scheme under the DC voltage imbalance was proposed. The PWM algorithm can be applied to both NPC and cascade multilevel inverter. In the scheme, the global offset allows to extend a maximized output voltage range in under-modulation range and define draft common mode voltage. The local offset can be flexibly modified in order to establish different PWM modes related to the switching loss and current ripple. The experimental results for the feed-forward compensating output voltages and for optimizing the switching loss in a DPWM mode under a DC voltage imbalance confirm the validity of the proposed PWM method.

References


Nguyen Van Nho was born in Vietnam, in 1964. He received the M.S. and PhD. degrees in electrical engineering from University of West Bohemia, the Czech Republic in 1988 and 1991, respectively. Since 1992, he has been with Department of Electrical and Electronics Engineering, Ho Chi Minh City University of Technology, Vietnam, where he is currently an associate professor. He was with KAIST as a post-doc fellow for six months in 2001 and a visiting professor for a year in 2003-2004. He was a visiting scholar at the Department of Electrical Engineering, University of Illinois at Urbana-Champaign for a month in 2009. His research interests include modeling and control of switching power supplies, ac motor drives, active power filters, and PWM techniques for power converters. He is a member of the Institute of Electrical and Electronic Engineers (IEEE).

Nguyen Khanh Tu Tam received his B.S. and M.S. in Electrical Engineering from Ho Chi Minh City University of Technology, Viet Nam, in 2010 and.
2012, respectively. He is currently a researcher at Power Engineering Research Lab, Department of Electrical and Electronics Engineering, Ho Chi Minh City University of Technology, Vietnam. His current research interests include active power filters, PWM techniques for Matrix converter, Multi-level inverters and advanced control of AC motor drives.

Nguyễn Vinh Quan was born in 1963. He received Master Degree in Automation from Ho Chi Minh City University Of Technology in 2009. Since 2011, he has become a PhD student in the Electrical and Electronics faculty in Ho Chi Minh City University of Technology. He is a lecturer in the Ho Chi Minh City of Technology and Educational. His major interests include design and automatic control of industrial systems, power electronics converters, embedded programming.